|
 |
 |
| Find Local Internet Providers |
3,510 ISPs to Choose From |
|
 |
|
|
 ERROR CHECKING AND CORRECTING Definition
We define ERROR CHECKING AND CORRECTING |
ERROR CHECKING AND CORRECTING - This generally refers to memory chips or motherboards that support the checking for, and possibly correcting of, memory errors in full-parity memory chips. ECC memory uses some extra memory on the memory chips for parity information, and checks to see whether a memory error has occurred. If a minor (one-bit) memory error occurs, the ECC logic will handle it. With full-parity memory (one step below ECC), you will be alerted of a memory error and your system will stop. With non-parity memory you will experience random results, usually crashing, and possible data corruption. If a two-bit or larger error occurs in ECC memory, your system will be halted--similar to what happens with parity memory when any error is encountered. Many caches built into computer microprocessors now have ECC features. |
|
|
|
|
|
|
|
|
