BACKSIDE BUS - In some architectures, such as Socket 7, the speed of the backside bus determined how fast the microprocessor could talk to its external L2 cache. Newer architectures, such as Slot 1 and most architectures today, have a dedicated L2 cache bus (or dedicated on-chip L2 cache), and a backside bus is no longer required at all. |